In estimating the overshoot width, a model with U," was used and the resultant overshoot width was much wider than that simply evaluated from r to L valley separation, or predicted by Monte Carlo sumulations [6] . The present calculation answers the apparently wider overshoot width. For example, for a given ueff value of 1.5 x IO' cm/s and a saturation velocity of 5 X lo6 cm/s (that is, veff/v, = 3), the curves for u,/u, = 8 in Fig. 3 present W , / W c = 0.75 on the vaV curve, whereas Wo/Wc = 0.5 on the veff curve. The Wo/Wc rat@ of 0.5, which corresponds to an overshoot width of about 1000 A in the previous structure, is fairly reasonable. Further discussion will need a modeling for the overshoot profile in the device to fit the present analysis.
In estimating the overshoot width, a model with U," was used and the resultant overshoot width was much wider than that simply evaluated from r to L valley separation, or predicted by Monte Carlo sumulations [6] . The present calculation answers the apparently wider overshoot width. For example, for a given ueff value of 1. 5 x IO' cm/s and a saturation velocity of 5 X lo6 cm/s (that is, veff/v, = 3), the curves for u,/u, = 8 in Fig. 3 present W , / W c = 0.75 on the vaV curve, whereas Wo/Wc = 0.5 on the veff curve. The Wo/Wc rat@ of 0.5, which corresponds to an overshoot width of about 1000 A in the previous structure, is fairly reasonable. Further discussion will need a modeling for the overshoot profile in the device to fit the present analysis.
In summary, the collector transit time and the effective c a m e r velocity in the collector with velocity overshoot have been analyzed using a step-like velocity profile model. It has been pointed out that the contribution of the overshoot to the reduction of the transit time is much greater than that estimated simply applying an average velocity U,, over the collector depletion layer. The effective velocity ueffr which is defined by WC/27,-, varies more gradually with a fraction of the overshoot width than uav. The parasitic source and drain resistances severely limit the performance of Heterostructure Field-Effect Transistors (HFET's). Specifically, since the source resistance R, degrades the transconductance g , , its minimization is of great relevance. In order to do that, one must first be able to measure R, accurately. The Transmission-Line Model (TLM) method [I], 121, has been the most popular technique for measuring R,. Also, a number of other techniques for evaluating the source resistance in metal-semiconductor field-effect transistors (MESFET's) and modulation-doped field-effect transistors (MODFET's) based on "end" resistance have been proposed [3] - [9] . Unfortunately, these techniques require simplistic assumptions on the behavior of gate current as a function of gate voltage. Typically, an exponential dependence is assumed [3] - [9] . However, a new, simple, and accurate measurement technique for extracting source resistance, called the Floating-Gate Transmission-Line Model (FGTLM) has been recently proposed and demonstrated by the authors [IO] . This new technique does not place any restrictive requirements on the gate current.
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The FGTLM technique accurately determines the values of the source and drain resistances by utilizing actual HFET structures of various gate lengths. The FGTLM provides two main advantages over the TLM. First, since measurements are carried out on the devices themselves, no special test structure that consumes valuable chip area is needed. Second, unlike a field-effect transistor structure, the TLM structure does not have a "gate," and therefore, the spreading resistance due to current crowding at the source end of the gate cannot be correctly measured by the TLM.
In our original FGTLM work [lo] , the actual dimensions of the FET's were determined by using a scanning electron microscope (SEM) with a precision of 0.1 pm. As such, the measurement techniques utilized in the FGTLM were not purely electrical but involved microscopy techniques as well. This is a serious drawback for the FGTLM, particularly from a manufacturing viewpoint where fully automated testing is essential. The TLM suffers from the same drawback. In this brief we propose and demonstrate a new approach to our earlier work in which the need for detailed microscopy measurement techniques is completely eliminated. Thus our new approach, unlike the conventional TLM, can now be fully automated. Fig. 1 is a linear resistive network which schematically represents a generic HFET with either a two-dimensional electron gas o r a doped channel, biased in the linear mode of operation [lo] . Using the FGTLM technique, floating-gate measurements of gatesource, gate-drain, and drain-source resistances are carried out [IO] . For example, the gate-source resistance with the gate floating, R,,(fg), is measured by injecting a small current from source to drain, and measuring the voltage drop between gate and source, with a high-impedance voltmeter. Similarly for other resistances. By inspection of 
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where R, is the gate barrier resistance. Furthermore, for short gate lengths we found [ 101
where R represents the resistance per unit length in the channel (in Q / p m ) and G represents gate-to-channel conductance per unit length of channel (in Q-' . Frn-').
Substituting for Rch and R, from (5) and (6) into (1)- (4) gives R,,Afd = R, + + RL,
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Fig. 3. Plots of R,v,(fg), R,,,(fg), and Rd,(fg) versus I/R,,(fs).
Experimental data fall on straight lines in each of the three cases demonstrating the validity of the all-electrical FGTLM technique.
1 Rd,(fS) 2 -. GL, Solving (10) for L, and substituting for it in (7)-(9) gives According to (1 I), a plot of R,>( fg) versus 1 /R,,(fs) would yield a straight line, which when extrapolated to l/R,,(fs) = 0, would give the value of R,. Similarly, a plot of RRd( fg) versus 1 / R g S ( fs) would yield a value for Rd, and a plot of Rd, ( fg ) versus 1 /Rgh ( fs) would yield (R, + Rd ).
The all-electrical technique was applied to In, 52A1,,,,As / n CIn0,53G~,47As metal-insulator-doped semiconductor field-effect transistors (MIDFET's) with a thin and heavily doped channel. The details of fabrication of this specific device have been reported in [l I]. FET's with a gate width of 28 pm and nominal gate lengths of 1, 1.5, 2, 3, 5, and 10 pm were measured in the present experiment. All the resistances were measured by a Kelvin technique to eliminate the influence of probe-contact resistance using an HP4 145A semiconductor parameter analyzer. All the resistances were checked to be independent of bias for small excursions around zero, insuring that the linear model in Fig. 1 is valid . Fig. 2 plots 1 /RRS ( f s ) as a function of gate length, measured by SEM. Notice how the data follow a straight line, as (10) requires, intersecting very close to the origin. This confirms the validity of (10) in our experiment, and is a crucial test for determining the correctness of the all-electrical FGTLM. Although we used actual gate lengths to perform this check (to demonstrate the valdity of the method), the prospective user has to simply check that 1 /R8,( fs) is directly proportional to as-drawn gate length, without requiring SEM measurements. In all the devices we have measured, this linearity has been found to hold. [IO] , that were extracted, on the same devices, with the aid of SEM measurements. The residual discrepancy between the two sets of data, about 2 % , is due to the error in SEM measurement of gate-to-source spacing.
Because the all-electrical FGTLM technique does not rely on actual measurements of L, (Fig. 3 is all that is needed), it is insensitive to any difference between the nominal gate length and the real gate length on the wafer. For the same reason, it is also insensitive to any differences that may exist between the metal gate length and the actual electrical gate length of the depletion region in the device. For this reason, the new technique can be applied to T-type or mushroom-type gates. It also works for asymmetrically placed gates, and for nonheterostmcture FET's with some gate leakage, such as MESFET's or junction FET's (JFET's).
In conclusion, our new all-electrical FGTLM technique enables us to accurately and quickly extract the source and drain resistances without resorting to SEM measurements. The prospective user must check that R,,(fg), RRd(fg), and 1 /R,,<(fs) are directly proportional to as-drawn gate length; there is no need to confirm these direct proportionalities for actual gate lengths, which eliminates the need for SEM measurements. This provides a vital advantage over the TLM technique in that measurements can now be fully
